Manuel d'utilisation / d'entretien du produit r1p3 du fabricant ARM
Aller à la page of 456
Copyright © 2009 ARM Limited. All rights reserved. ARM DDI 0363E (ID013010) Cortex ™ -R4 and Cortex-R4F Revision: r1p3 T echnical Reference Manual.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. ii ID013010 Non-Confidential, Unrestricted Access Cortex-R4 and Cortex-R4F T echnical Reference Manua l Copyright © 2009 ARM Limited. All rights reserved. Release Information The following changes have been made to this book.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. iii ID013010 Non-Confidential, Unrestricted Access Content s Cortex-R4 and Cortex-R4F T echnical Reference Manual Preface About this book .............. .............. ............ ....
Contents ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. iv ID013010 Non-Confidential, Unrestricted Access 2.10 Unaligned an d mixed-endian data a ccess sup port ........... ...................... ............ ... 2-28 2.11 Big-endian instruction support .
Contents ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. v ID013010 Non-Confidential, Unrestricted Access 11.4 Debug register descriptions ............ ............................ .............. ............ ............... 11-10 11.
Contents ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. vi ID013010 Non-Confidential, Unrestricted Access A.7 Dual core interface signals .. .................... ........... .............. ........... .............. ............ A-16 A.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. vii ID013010 Non-Confidential, Unrestricted Access List of T ables Cortex-R4 and Cortex-R4F T echnical Reference Manual Change History .............. ............................ ......
List of Tables ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. viii ID013010 Non-Confidential, Unrestricted Access Table 4-16 Instruction Set Attributes Register 2 bit functions ......... .............. .............. ...............
List of Tables ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. ix ID013010 Non-Confidential, Unrestricted Access Table 8-6 Tag RAM bit de scriptions, no parity or ECC .. .......... .............. ........... .............. ..........
List of Tables ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. x ID013010 Non-Confidential, Unrestricted Access Table 11-6 CP14 debug register map ............... ........ .............. ........... .............. ........... .......
List of Tables ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xi ID013010 Non-Confidential, Unrestricted Access Table 14-5 QADD, QDADD, QSUB, and QDSUB instruction cycle timing behavio r ............ ........... ............ 14-9 Table 14-6 Media data-processing instruct ions cycle timing behavior .
List of Tables ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xii ID013010 Non-Confidential, Unrestricted Access Table A-18 FPU signals ......................... .............. ...... .............. ........... .............. ......
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xiii ID013010 Non-Confidential, Unrestricted Access List of Figures Cortex-R4 and Cortex-R4F T echnical Reference Manual Key to timing diagram conventions .................... .........
List of Figures ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xiv ID013010 Non-Confidential, Unrestricted Access Figure 4-16 Memory Model Feature Reg ister 1 format ...... .................... ........... .............. ...........
List of Figures ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xv ID013010 Non-Confidential, Unrestricted Access Figure 11-3 Debug ROM Address Reg ister format ............ .................... .............. ........... ...........
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xvi ID013010 Non-Confidential, Unrestricted Access Preface This preface introduces the Cortex-R4 and Cortex-R4F T echnical Reference Manual . It contains the following sections: • About this book on page xvii • Feedback on page xxi.
Preface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xvii ID013010 Non-Confidential, Unrestricted Access About this book This is the T echnical Refer ence Manua l (TRM) for the Cortex-R4 and Cortex-R4F processors. In this book the generic term processor means both the Cortex-R4 and Cortex-R4F processors.
Preface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xviii ID013010 Non-Confidential, Unrestricted Access Read this for a descriptio n of the Memory Pr otection Unit (MPU) and the access permissions process. Chapter 8 Level One Memory System Read this for a description of the Level One (L1) memory system.
Preface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xix ID013010 Non-Confidential, Unrestricted Access monospace Denotes text that you can enter at the keyboard, such as comma nds, file and program names, and source code. monospace Denotes a permitted abbreviation for a com mand or option.
Preface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xx ID013010 Non-Confidential, Unrestricted Access Prefix R Denotes AXI read data channel signals. Prefix W Denotes AXI write data channel signals. Further reading This section lists publi cations by ARM and by third parties.
Preface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. xxi ID013010 Non-Confidential, Unrestricted Access Feedback ARM welcomes feedback o n this product and its documentation. Feedback on this produc t If you have any comments or suggestions about this product, contact yo ur supplier and give: • The product name.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-1 ID013010 Non-Confidential, Unrestricted Access Chapter 1 Introduction This chapter introduces the pr ocessor and its features.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-2 ID013010 Non-Confidential, Unrestricted Access 1.1 About the processor The processor is a mid-range CPU fo r us e in deeply-embedded systems. The features of th e processor include: • An integer unit with integral EmbeddedICE-R T lo gic.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-3 ID013010 Non-Confidential, Unrestricted Access 1.2 About the architecture The processor implements th e ARMv7-R architecture and AR Mv7 debug architecture. In addition, the Cortex-R4F processor implements the VFPv3-D16 architecture.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-4 ID013010 Non-Confidential, Unrestricted Access 1.3 Component s of the processor This section describes the main compo.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-5 ID013010 Non-Confidential, Unrestricted Access 1.3.1 Dat a Processing Unit The DPU holds most of the program-visible stat e of the processor , such as general-purpose registers, status registers and control registers.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-6 ID013010 Non-Confidential, Unrestricted Access Instruction and da t a caches Y ou can configure the processor to include separate instruction and data caches.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-7 ID013010 Non-Confidential, Unrestricted Access • 512KB •1 M B •2 M B •4 M B •8 M B . The TCMs are external to the processor . This provides flexibili ty in optimizing the TCM subsystem for performance, power, and RAM type.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-8 ID013010 Non-Confidential, Unrestricted Access 1.3.6 Deb ug The processor has a CoreSight compliant Advanced Peripheral Bus version 3 (APBv3) d ebug interface. This permits system access to debug resources, for example, the setting of watchpoints and b reakpoints.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-9 ID013010 Non-Confidential, Unrestricted Access The EmbeddedICE-R T logic supports two modes of debug operation: Halt mode On a debug event, such as a breakpoint or watchpoin t, the debug logic stops the processor and forces it into debug state.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-10 ID013010 Non-Confidential, Unrestricted Access RFE Return from exception us ing data from the stack. CPS Change processor state, such as interr upt mask setting and clearing, and mo de changes.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-11 ID013010 Non-Confidential, Unrestricted Access 1.4 External interfaces of the processor The processor has the following interfaces for external access: • APB Debug interface • ETM interface • T est interface .
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-12 ID013010 Non-Confidential, Unrestricted Access 1.5 Power management The processor includes several microarchitect ur.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-13 ID013010 Non-Confidential, Unrestricted Access 1.6 Configurable options T able 1- 1 shows the features of the proce ssor that can be conf igured using either build-configuratio n or pin-configuration.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-14 ID013010 Non-Confidential, Unrestricted Access BTCM No BTCM ports - Build and pin One BTCM port (B0TCM) No error che.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-15 ID013010 Non-Confidential, Unrestricted Access T able 1-2 describes the various features that can be p in-configured to be either enab led or disabled at reset.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-16 ID013010 Non-Confidential, Unrestricted Access TCM external errors A TCM external error enable A TCMECEN BTCM extern.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-17 ID013010 Non-Confidential, Unrestricted Access 1.7 Execution pipeline st ages The following stages make up the pipeline: • the Fetch stages • the Decode stages • an Issue stage • the three or four Execution stages.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-18 ID013010 Non-Confidential, Unrestricted Access Figure 1-4 Cortex-R4F I ssue and Execution p ipeline st ages The names of the common pipeline stages and their functions are: Iss Register read and instructi on issue to execute stages.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-19 ID013010 Non-Confidential, Unrestricted Access 1.8 Redundant core comp arison The processor can be implemented with a second, redundant copy of most of the logic.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-20 ID013010 Non-Confidential, Unrestricted Access 1.9 T est features The processor is delivered as fu lly-synthesizable R TL and is a fu lly-static design.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-21 ID013010 Non-Confidential, Unrestricted Access 1.10 Product documentation, de sign flow , and architecture This section describes the content o f the product documents, how they relate to the desi gn flow , and the relevant architectural standards and protocols.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-22 ID013010 Non-Confidential, Unrestricted Access 3. Programming. The system programme r develops the software required to co nfigure and initialize the processor, and possibly tests the required application software on the processor .
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-23 ID013010 Non-Confidential, Unrestricted Access • The properties of memory accesses . • The debug architecture you can use to debug the processor . The TRM gives more informatio n about the implem ented debug features.
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-24 ID013010 Non-Confidential, Unrestricted Access 1.1 1 Product revision information This manual is for major revision 1 of the processor .
Introduction ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 1-25 ID013010 Non-Confidential, Unrestricted Access T able 1-3 shows the mappings between th ese various numbers, for all releases.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-1 ID013010 Non-Confidential, Unrestricted Access Chapter 2 Programmer ’ s Model This chapter describes the pro cessor registers and provides an overview for programming the microprocessor .
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-2 ID013010 Non-Confidential, Unrestricted Access 2.1 About the programmer ’ s model The processor implements .
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-3 ID013010 Non-Confidential, Unrestricted Access 2.2 Instruction set st ates The processor has two instruction set states: ARM state The processor executes 32-bit, word-alig ned ARM instructions in this state.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-4 ID013010 Non-Confidential, Unrestricted Access 2.3 Operating modes In each state there are se ven modes of operation: • User (USR) mode is the usual mode for the execution of ARM or Thumb programs.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-5 ID013010 Non-Confidential, Unrestricted Access 2.4 Dat a types The processor supports these data types: • doubleword, 64-bit • word, 32-bit • halfword, 16-bit • byte, 8-bit.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-6 ID013010 Non-Confidential, Unrestricted Access 2.5 Memory format s The processor views memory as a linear collectio n of bytes numbered in ascending order from zero.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-7 ID013010 Non-Confidential, Unrestricted Access 2.6 Registers The processor has a total of 37 program registers: • 31 general-purpose 32-bit registers • six 32-bit status registers.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-8 ID013010 Non-Confidential, Unrestricted Access For more information, see the ARM Architectur e Refer ence Manual . In Privileged modes, another regist er , the Saved Pr ogram S tatus Register (SPSR), is accessible.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-9 ID013010 Non-Confidential, Unrestricted Access Figure 2-3 Re gister organi zation Note For 16-bit Thumb instructions, the high registers, R8–R 15, are not part of the standard register set.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-10 ID013010 Non-Confidential, Unrestricted Access 2.7 Program st atus registers The processor contains one CPSR and five SPSRs for exception handlers to use.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-11 ID013010 Non-Confidential, Unrestricted Access • MRRC2 • PLD • RFE • SETEND • SRS • STC2 . In Thumb state, the processor can only execute the Branch in struction conditionally .
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-12 ID013010 Non-Confidential, Unrestricted Access For more information on the operation of the IT execution st ate bits, see the ARM Ar chitectur e Refer ence Manual .
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-13 ID013010 Non-Confidential, Unrestricted Access Note GE bit is 1 if A op B ≥ C, otherwise 0. The SEL instruction uses GE[3:0] to select which source register supplies each byte of its result.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-14 ID013010 Non-Confidential, Unrestricted Access 2.7.1 1 The M bi t s M[4:0] are the mode bits. These bits determ ine the processor operati ng mode as T able 2-3 shows.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-15 ID013010 Non-Confidential, Unrestricted Access Bits in Figure 2-4 on page 2-10 that are in this category are A, I, F , and M[4:0].
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-16 ID013010 Non-Confidential, Unrestricted Access 2.8 Exceptions Exceptions are taken whenever the normal flow of a program must temp orarily halt, for example, to service an interrupt from a peripheral.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-17 ID013010 Non-Confidential, Unrestricted Access T aking an exception When taking an excepti on the processo r: 1. Preserves the address of the next instructio n in the appropriate LR.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-18 ID013010 Non-Confidential, Unrestricted Access Because SVC handlers are always expected to return after the SVC instruction, th e IT execution state bits are automatically advanc ed when an exception is taken prior to copying the CPSR into the SPSR.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-19 ID013010 Non-Confidential, Unrestricted Access Y ou can disable IRQ exception s within a Privileged mode by setting the CPSR.I bit to b1. See Pr ogram status r egisters on page 2-10.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-20 ID013010 Non-Confidential, Unrestricted Access LIL behavior enables accesses to Normal memo ry , including m.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-21 ID013010 Non-Confidential, Unrestricted Access Figure 2-5 Interrupt entry sequenc e For information on the I and F bits that Figure 2-5 shows, see Pr ogram status r egisters on page 2-10.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-22 ID013010 Non-Confidential, Unrestricted Access 2.8.4 Abo rts When the processor's memory system cannot co mplete a memory access successfully , an abort is generate d.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-23 ID013010 Non-Confidential, Unrestricted Access Imprecise abort s An imprecise abort, also known as an asynch ronous abort, is one for which the exception is taken on a later instruction to the instruction that generated the aborting memory access.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-24 ID013010 Non-Confidential, Unrestricted Access • perform the appropriate data transfers on behalf of the aborted instructi on and return to the instruction after the abandoned instru ction • treat the error as fatal and terminate the process.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-25 ID013010 Non-Confidential, Unrestricted Access 2.8.6 Undefined instruction When an instru ction is encountered whi ch is UNDEFINED, or is for the VFP when the VFP is not enabled, the processor takes the Undefined instruction exception.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-26 ID013010 Non-Confidential, Unrestricted Access Note If the EmbeddedICE-R T logic is configu red into Halt debug-mode, a breakpoint instruction causes the processor to enter debug state.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-27 ID013010 Non-Confidential, Unrestricted Access 2.9 Acceleration of execution environment s Because the ARMv7-R archit ecture requires Jazelle ® software compatibility , t hree Jazelle registers are implemented in the processor .
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-28 ID013010 Non-Confidential, Unrestricted Access 2.10 Unaligned and mixed- endian dat a access support The processor supports unaligned memory accesses. Unaligned memory accesses was introduced with ARMv6.
Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 2-29 ID013010 Non-Confidential, Unrestricted Access 2.1 1 Big-endian instruction support The processor supports little-endian or big-endi an instruction format, and is depe ndent on the setting of the CFGIE pi n .
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 3-1 ID013010 Non-Confidential, Unrestricted Access Chapter 3 Processor Initialization, Reset s, and Clocking Before you can run application software on the processor, it must be reset and initialized, including loading the appropriate software-c onfiguration.
Processor Initialization, Resets, and Clocking ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 3-2 ID013010 Non-Confidential, Unrestricted Access 3.1 Initialization Most of the architectural register s in the processor , such as r0 -r14, and s0 -s31 and d0-d15 when floating-point is included, are not reset.
Processor Initialization, Resets, and Clocking ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 3-3 ID013010 Non-Confidential, Unrestricted Access • enable the FPU by setting the EN-b it in the FPEXC register , see Floating-Point Exception Register , FPEXC on page 12-7.
Processor Initialization, Resets, and Clocking ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 3-4 ID013010 Non-Confidential, Unrestricted Access DMA into TCM The SoC includes a Dir ect Memory Access (DMA) device that reads data from a ROM, and writes it to the TC Ms through the AX I slave interface.
Processor Initialization, Resets, and Clocking ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 3-5 ID013010 Non-Confidential, Unrestricted Access • T urn on 64-bit store beha vior using CP15. See c15, Secondary Auxiliary Control Register on page 4-41.
Processor Initialization, Resets, and Clocking ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 3-6 ID013010 Non-Confidential, Unrestricted Access 3.2 Reset s The processor has the following reset inputs: nRESET This signal is the main p rocessor reset th at initiali zes the majori ty of the processor logic.
Processor Initialization, Resets, and Clocking ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 3-7 ID013010 Non-Confidential, Unrestricted Access 3.3 Reset modes The reset signals in the processor enable you to re set different parts of the design independently .
Processor Initialization, Resets, and Clocking ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 3-8 ID013010 Non-Confidential, Unrestricted Access 3.3.2 Proce ssor reset A processor or warm reset initializes the majority of the processor , excluding the EmbeddedICE-R T logic.
Processor Initialization, Resets, and Clocking ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 3-9 ID013010 Non-Confidential, Unrestricted Access 3.4 Clocking The processor has two functional clock inputs. Externally to the processor , you must connect together CLKIN and FREECLKIN .
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-1 ID013010 Non-Confidential, Unrestricted Access Chapter 4 System Control Coprocessor This chapter describes the purpose of the system control coprocessor , its structure, operation, and how to use it.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-2 ID013010 Non-Confidential, Unrestricted Access 4.1 About the system control coprocessor This section gives an overview of the system control coprocesso r .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-3 ID013010 Non-Confidential, Unrestricted Access T able 4-1 System contro l coprocessor regist er functio.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-4 ID013010 Non-Confidential, Unrestricted Access 4.1.2 System control and configura tion The system contr.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-5 ID013010 Non-Confidential, Unrestricted Access 4.1.3 MPU control and configuratio n The MPU control and.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-6 ID013010 Non-Confidential, Unrestricted Access Figure 4-3 Cache contr ol and configuration register s C.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-7 ID013010 Non-Confidential, Unrestricted Access Figure 4-5 System perfor mance monitor registers System .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-8 ID013010 Non-Confidential, Unrestricted Access Y ou can only change the cache size to a size su pported by the cache RAMs implemented in your design.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-9 ID013010 Non-Confidential, Unrestricted Access 4.2 System control coprocessor registers This section describes all of the registers in the system control coprocessor .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-10 ID013010 Non-Confidential, Unrestricted Access c8-c15 0-7 Undefined - - - 1 c0 0 Current Cache Size ID.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-11 ID013010 Non-Confidential, Unrestricted Access 1-7 Undefined - - - c3-c15 1-7 c7 0 c0 0-3 Undefined - .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-12 ID013010 Non-Confidential, Unrestricted Access c7 0 c 1 1 1 Clean data cache line by physical address .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-13 ID013010 Non-Confidential, Unrestricted Access c14 0 User Enable Read/write 0x00000000 page 6-15 1 Int.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-14 ID013010 Non-Confidential, Unrestricted Access 4.2.2 c 0, Main ID Regist er The Main ID Register returns the device ID code that contains info rmation about th e processor .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-15 ID013010 Non-Confidential, Unrestricted Access The contents of the Main ID Register depend on the specific implemen tation. T able 4-3 shows how the bit values correspond with the Main ID Register function s.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-16 ID013010 Non-Confidential, Unrestricted Access T able 4-4 shows how the bit values correspond wit h the Cache T ype Register functions. T o access the Cache T ype Re gister , read CP15 with: MRC p15, 0, <Rd>, c0, c0, 1 ; Returns cache details 4.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-17 ID013010 Non-Confidential, Unrestricted Access T o access the TCM T ype Register , read CP15 with: MRC.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-18 ID013010 Non-Confidential, Unrestricted Access MRC p15, 0, <Rd>, c0, c0, 4 ; Returns MPU details 4.2.6 c0, Multiprocessor ID Register The Multiprocessor ID Register enable s cores to be recognized and characterized within a multiprocessor system.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-19 ID013010 Non-Confidential, Unrestricted Access T able 4-7 shows how th e bit values correspond wi th the Processor Feature Register 0 functi ons.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-20 ID013010 Non-Confidential, Unrestricted Access T o access the Processor Feature Re gister 1 read CP15 wit h: MRC p15, 0, <Rd>, c0, c1, 1 ; Read Processor Feature Register 1 4.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-21 ID013010 Non-Confidential, Unrestricted Access T o access the Debug Feature Register 0 read CP15 with: MRC p15, 0, <Rd>, c0, c1, 2 ; Read Debug Feature Register 0 4.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-22 ID013010 Non-Confidential, Unrestricted Access Figure 4-15 Memory Model Feature Register 0 form at T able 4-10 shows how the bit values correspond with the Memory Model Feature Register 0 functions.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-23 ID013010 Non-Confidential, Unrestricted Access Figure 4-16 Memory Model Feature Register 1 form at T able 4-1 1 shows how the bit values correspond with the Memory Model Feature Register 1 functions.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-24 ID013010 Non-Confidential, Unrestricted Access c0, Memory Model Feature Regist er 2, MMFR2 The Memory Model Feature Regist er 2 provides information about the memo ry model, memory management, and cache support op erations of the processor .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-25 ID013010 Non-Confidential, Unrestricted Access T o access the Memory Model Feat ure Register 2 read CP15 with: MRC p15, 0, <Rd>, c0, c1, 6 ; Read Memory Model Feature Register 2.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-26 ID013010 Non-Confidential, Unrestricted Access 4.2.1 1 Instruction Set Attributes Regist ers There are eight Instruction Set A ttributes Registers, ISAR0 to ISAR7, but three of these are currently unused.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-27 ID013010 Non-Confidential, Unrestricted Access T o access the Instruction Set Attributes Register 0, r.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-28 ID013010 Non-Confidential, Unrestricted Access T able 4-15 shows how the bit values corresp ond wi th the Instruction Set Attributes Register 1 functions.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-29 ID013010 Non-Confidential, Unrestricted Access Figure 4-21 shows the bit arrangement for Instructio n Set Attributes Register 2.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-30 ID013010 Non-Confidential, Unrestricted Access c0, Instruction Se t Attributes Register 3, ISAR3 The Instruction Set Attributes Register 3 p rovides information about the instruction set that the processor supports beyond the basic set.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-31 ID013010 Non-Confidential, Unrestricted Access T o access the Instruction Set Attri butes Register 3 r.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-32 ID013010 Non-Confidential, Unrestricted Access T o access the Instruction Set Attri butes Register 4 r.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-33 ID013010 Non-Confidential, Unrestricted Access Figure 4-24 Current Cache Size Iden tification Register format T able 4-19 shows how the bit values correspond with the Cu rrent C ache Size Identification Register .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-34 ID013010 Non-Confidential, Unrestricted Access T o access the Current Cache Size Identif ication Register read CP15 with: MRC p15, 1, <Rd>, c0, c0, 0 ; Read Current Cache Size Identification Register 4.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-35 ID013010 Non-Confidential, Unrestricted Access 4.2.14 c0, Cache Size Se lection Regi ster The Cache Size Selection Register holds the value that the processo r uses to select the Current Cache Size Identificati on Register to use.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-36 ID013010 Non-Confidential, Unrestricted Access Figure 4-27 System Cont rol Register format T able 4-23 shows the purpos es of the individual bits in the System Contro l Register .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-37 ID013010 Non-Confidential, Unrestricted Access T o use the System Control Register ARM r ecommends that you us e a read-modify-write technique.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-38 ID013010 Non-Confidential, Unrestricted Access Attempts to read or write the System Contro l Re gister from User mode results in an Und efined exception.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-39 ID013010 Non-Confidential, Unrestricted Access [28] DIADI a Case A dual issue control: 0 = Enabled. This is the reset val ue. 1 = Disabled. [27] B1TCMPCEN B1TCM parity or ECC check enable: 0 = Disabled 1 = Enabled.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-40 ID013010 Non-Confidential, Unrestricted Access [17] RSDIS Return stack disable: 0 = Normal return stack operati on. This is the reset value. 1 = Return stack disabled.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-41 ID013010 Non-Confidential, Unrestricted Access T o access the Auxiliary Control Regi ster , read or wr.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-42 ID013010 Non-Confidential, Unrestricted Access Figure 4-29 Secondary Auxiliar y Control Register form at T able 4-25 shows ho w the bit values correspond with the Secondary Auxiliary Con trol Register functions.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-43 ID013010 Non-Confidential, Unrestricted Access [16] DOOFMACS Out-of-order FMACS control. c 0 = Enabled. This is the reset value. 1 = Disabled. [15:14] Reserved SBZ.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-44 ID013010 Non-Confidential, Unrestricted Access T o access the Secondary Auxiliary Contro l Register , .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-45 ID013010 Non-Confidential, Unrestricted Access T able 4-26 shows how the bit values corresp ond with the Coprocessor Access Register functions.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-46 ID013010 Non-Confidential, Unrestricted Access The Data Fault Status Register is: • a read/write register • accessible in Privileged mode only . Figure 4-31 shows the bit arrangement in the Data Fau lt Status Register .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-47 ID013010 Non-Confidential, Unrestricted Access Figure 4-32 Instruction Fault St atus Register format T able 4-29 shows how the bit values corresp ond with the Instruction Fault Status Register functions.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-48 ID013010 Non-Confidential, Unrestricted Access Figure 4-33 Auxiliary fault status registers format T able 4-30 shows ho w the bit values correspond with the auxiliary fault status register functi ons.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-49 ID013010 Non-Confidential, Unrestricted Access The Data Fault Address Register bits [31: 0] contain the address wh ere the precise abort occurred.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-50 ID013010 Non-Confidential, Unrestricted Access CP15, c9 sets the locatio n of the TCM base address. For more information see c9, BTCM Region Register on page 4-57 and c9, A TCM Region Register on page 4-58.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-51 ID013010 Non-Confidential, Unrestricted Access Figure 4-35 MPU Region Size and Enable Reg isters format T able 4-32 shows how the bit values correspond with the MPU Region Size and Enable Registers.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-52 ID013010 Non-Confidential, Unrestricted Access The MPU Region Access Control Registers are: • read/write registers • accessible in Privileged mode only .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-53 ID013010 Non-Confidential, Unrestricted Access T o access the MPU Region Access Contro l Registers rea.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-54 ID013010 Non-Confidential, Unrestricted Access 4.2.20 Ca che ope rations The purpose of c7 is to manage the associat ed caches.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-55 ID013010 Non-Confidential, Unrestricted Access Figure 4-38 Cache operatio ns In addition to the register c7 cache manage ment functions in this processor , an Invalidate all data caches operation is provided as a c15 operation.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-56 ID013010 Non-Confidential, Unrestricted Access Figure 4-39 c7 format for Set and W ay T able 4-36 shows how t he bit values correspond with the Cache Operation functions for Set and W ay format operations.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-57 ID013010 Non-Confidential, Unrestricted Access T able 4-38 sh ows how the bit values correspond wi th the address format fo r invalidate and clean operations .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-58 ID013010 Non-Confidential, Unrestricted Access Figure 4-41 BTCM Region Registers T able 4-39 shows how the bit values correspond with the BTCM Region Register .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-59 ID013010 Non-Confidential, Unrestricted Access Figure 4-42 A TCM Region Register s T able 4-40 shows how the bit values correspond with the A TCM Regio n Register .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-60 ID013010 Non-Confidential, Unrestricted Access The Slave Port Control Register is: • a read/write register • accessible in User and Privileged mode. Figure 4-43 shows the arrangement of bits in the register .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-61 ID013010 Non-Confidential, Unrestricted Access The Context ID Register , bits [31:0] contain the process ID number .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-62 ID013010 Non-Confidential, Unrestricted Access 4.2.28 V alidation R egisters The processor implements a set of validation registers.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-63 ID013010 Non-Confidential, Unrestricted Access On reads, this register returns the current set ting.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-64 ID013010 Non-Confidential, Unrestricted Access c15, nV AL Reset Enable Set Register The nV AL Reset Enable Set Register enables any of the PMC Registers, PMC0-PMC 2, and CCNT , to generate a reset request on overflow .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-65 ID013010 Non-Confidential, Unrestricted Access The nV AL Debug Request Enable Set Register is: • A read/write register . • Always accessible in Privileged mode.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-66 ID013010 Non-Confidential, Unrestricted Access Figure 4-48 nV AL IR Q Enable Clear Register format T able 4-46 shows how the bit values correspond with the nV AL IRQ Enable Clear Register .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-67 ID013010 Non-Confidential, Unrestricted Access T able 4-47 shows how the bit val ues correspond with th e FIQ Enable Clear Regist er .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-68 ID013010 Non-Confidential, Unrestricted Access T o access the nV AL Reset Enable Clear Register , read.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-69 ID013010 Non-Confidential, Unrestricted Access T o access the nV AL Debug Request Enable Clear Registe.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-70 ID013010 Non-Confidential, Unrestricted Access Note The nV AL Cache Size Override Register can only be used to select cache sizes for which the appropriate RAM has been integrated.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-71 ID013010 Non-Confidential, Unrestricted Access T able 4-52 shows how the bit values corresp ond to the CFLR when it indicates a correctable cache error .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-72 ID013010 Non-Confidential, Unrestricted Access 4.2.30 Buil d Options Registers Build options registers reflect th e build configuration options used to bui ld the processor .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-73 ID013010 Non-Confidential, Unrestricted Access Figure 4-56 Build Options 2 Regis ter format T able 4-55 shows how the bit val ues correspond with th e Build Options 2 Register .
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-74 ID013010 Non-Confidential, Unrestricted Access [25:24] BTCM_ES Indicates whethe r an error scheme is i.
System Control Coprocessor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 4-75 ID013010 Non-Confidential, Unrestricted Access T o access the Build Options 2 Regi ster , write CP15 w.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 5-1 ID013010 Non-Confidential, Unrestricted Access Chapter 5 Prefetch Unit This chapter describes how the PreFetch Unit (PFU), in conj.
Prefetch Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 5-2 ID013010 Non-Confidential, Unrestricted Access 5.1 About the prefetch unit The purpose of the PFU is to: • perform.
Prefetch Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 5-3 ID013010 Non-Confidential, Unrestricted Access 5.2 Branch prediction The PFU normally fetch es instructions from sequ ential addresses.
Prefetch Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 5-4 ID013010 Non-Confidential, Unrestricted Access 5.2.2 Branch predictor Branch prediction in the processor is dynam ic and is based around a global history prediction scheme.
Prefetch Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 5-5 ID013010 Non-Confidential, Unrestricted Access 5.3 Return st ack The call-return stack predicts pr ocedural returns that are program flow changes such as loads, and branch register .
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-1 ID013010 Non-Confidential, Unrestricted Access Chapter 6 Event s and Performance Monitor This chapter describes the Performance Monitoring Unit (PMU) and event bus interface.
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-2 ID013010 Non-Confidential, Unrestricted Access 6.1 About the event s The processor includes logic to de tect various events that can o ccur , for example, a cache mis s.
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-3 ID013010 Non-Confidential, Unrestricted Access [8] Exception re turn architecturall y executed. This event occurs on every exception return, for example, RFE , MOVS PC , LDM PC^ .
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-4 ID013010 Non-Confidential, Unrestricted Access [22] Instruction cache tag RAM parity or ECC error (correctable). Y es 0x4A [23] Instruction cache data RAM pari ty or ECC error (correctable).
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-5 ID013010 Non-Confidential, Unrestricted Access [43] TCM correctable ECC error reported by load/store unit. Y es 0x6A [44] TCM correctable ECC error reported by prefetch unit.
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-6 ID013010 Non-Confidential, Unrestricted Access 6.2 About the PMU The PMU consists of three event counting regist ers, one cycle counting regist er and 12 CP15 registers, for controlling and in terrogating the counters.
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-7 ID013010 Non-Confidential, Unrestricted Access 6.3 Performance moni toring registers The performanc.
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-8 ID013010 Non-Confidential, Unrestricted Access The PMNC Register is always accessible in Pr ivileged mode.
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-9 ID013010 Non-Confidential, Unrestricted Access Figure 6- 2 CNTEN S Register format T able 6-3 shows how the bit values correspond wit h the CNTENS Register .
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-10 ID013010 Non-Confidential, Unrestricted Access Figure 6-3 CNTENC Register format T able 6-4 shows how the bit values correspond wit h the CNTENC Register .
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-11 ID013010 Non-Confidential, Unrestricted Access Figure 6-4 FLAG Register format T able 6-5 shows how the bit values correspond wit h the FLAG Register .
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-12 ID013010 Non-Confidential, Unrestricted Access If you attempt to use the SWINCR Register to increment a performance monito r count register when the counter event is set to a value ot her than 0x00 the result is Unpredictable.
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-13 ID013010 Non-Confidential, Unrestricted Access T able 6-7 shows how the bit values correspo nd with the PMNXSEL Register functions. Any values programmed in the PMNXSEL Register other than those specified in T able 6-7 are Unpredictable.
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-14 ID013010 Non-Confidential, Unrestricted Access Figure 6-7 EVTSELx Register format T able 6-8 shows how the bit values correspond wit h the EVTSELx Register .
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-15 ID013010 Non-Confidential, Unrestricted Access 6.3.9 c9, Performance Monit or Count Registers There are three PMC Registers (P MC0-PMC2) in the processor .
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-16 ID013010 Non-Confidential, Unrestricted Access Note For more information on access permissions to th e performance monitor re gisters and validation registers, see the ARM Ar chitectur e Refer ence Manual .
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-17 ID013010 Non-Confidential, Unrestricted Access MRC p15, 0, <Rd>, c9, c14, 1 ; Read INTENS Register MCR p15, 0, <Rd>, c9, c14, 1 ; Write INTENS Register If this unit generates an interrupt, the processor asserts the pin nPMUIR Q .
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-18 ID013010 Non-Confidential, Unrestricted Access T o access the INTENC Register , read or write CP15.
Events and Performance Monitor ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 6-19 ID013010 Non-Confidential, Unrestricted Access 6.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-1 ID013010 Non-Confidential, Unrestricted Access Chapter 7 Memory Protection Unit This chapter describes the Memory Pr otection Unit ( MPU ).
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-2 ID013010 Non-Confidential, Unrestricted Access 7.1 About the MPU The MPU works with the L1 memo ry system to control accesses to and from L1 and external memory .
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-3 ID013010 Non-Confidential, Unrestricted Access This section describes: • Memory r egions • Overlapping regions on page 7-4 • Backgr ound r egions on page 7-6 • TCM r egions on page 7-6.
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-4 ID013010 Non-Confidential, Unrestricted Access Region attributes Each region has a number of attributes associat ed with it. These cont rol how a memory access is performed when the processor accesses an ad dress that falls within a given region.
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-5 ID013010 Non-Confidential, Unrestricted Access Figure 7-1 Overlapping memory regions Example of using regions th at overlap Y ou can use overlapp ing regions fo r stack protection.
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-6 ID013010 Non-Confidential, Unrestricted Access Figure 7-3 Overlapping subregion of memory 7.1.3 Background regions Overlapping reg ions increase the flexibil ity of how the regio ns can be mapped onto physical memory devices in the system.
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-7 ID013010 Non-Confidential, Unrestricted Access 7.2 Memory types The ARM Architecture defines a set of memory ty pes with characteristics that are suited to particular devices.
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-8 ID013010 Non-Confidential, Unrestricted Access T o ensure optimum perform ance, you must understand the architectural semantics of the different memory types.
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-9 ID013010 Non-Confidential, Unrestricted Access 7.3 Region attributes Each region has a number of attributes associat ed with it. These cont rol how a memory access is performed when the processor accesses an ad dress that falls within a given region.
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-10 ID013010 Non-Confidential, Unrestricted Access 7.3.1 Cacheable me mory policies When TEX[2] == 1, the memo.
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-11 ID013010 Non-Confidential, Unrestricted Access 7.4 MPU interaction with memory system This section describes how to enable and disable the MPU.
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-12 ID013010 Non-Confidential, Unrestricted Access 7.5 MPU fault s The MPU can generate three types of fault: • Backgr ound fault • Permission fault • Alignment fault .
Memory Protection Unit ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 7-13 ID013010 Non-Confidential, Unrestricted Access 7.6 MPU sof tware-accessible registers Figure 4-2 on page 4-5 shows the CP15 registers that control the MPU.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-1 ID013010 Non-Confidential, Unrestricted Access Chapter 8 Level One Memory System This chapter describes the proce ssor Level one (L1) memo ry system.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-2 ID013010 Non-Confidential, Unrestricted Access 8.1 About the L1 memory system The processor L1 memory system can be configur ed durin g implementation and in tegration.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-3 ID013010 Non-Confidential, Unrestricted Access Figure 8-1 L1 memory system block diagram AXI master Instru.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-4 ID013010 Non-Confidential, Unrestricted Access 8.2 About the error detect ion and correction schemes In silicon devices, stray radiation and other eff ects can cause the data stored in a RAM to be corrupted.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-5 ID013010 Non-Confidential, Unrestricted Access 8.2.2 Erro r checking and co rrection The processor support.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-6 ID013010 Non-Confidential, Unrestricted Access 8.2.5 Error co rrection When a correctable error is detecte.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-7 ID013010 Non-Confidential, Unrestricted Access 8.3 Fault handling Faults can occur on instruction fetches .
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-8 ID013010 Non-Confidential, Unrestricted Access External fault s A memory access performed through the AXI master interface can generate two different types of error response, a slave erro r (SL VERR) or decode error (DECERR).
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-9 ID013010 Non-Confidential, Unrestricted Access Debug event s The debug logic in the processor can be configured to generate breakpoints or vector capture events on instruction fetches, and watchpoints on data accesses.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-10 ID013010 Non-Confidential, Unrestricted Access Precise abor t exceptions The following registers ar e upd.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-11 ID013010 Non-Confidential, Unrestricted Access reprogramming the MPU to r eflect this. Al tern atively , an imprecise external abort might indicate that a software error m eant that a store instruction occu rred to an unma pped memory address.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-12 ID013010 Non-Confidential, Unrestricted Access When the processor is in debug halt-state, any co rrectabl.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-13 ID013010 Non-Confidential, Unrestricted Access 8.4 About the TCMs The processor has two TCM interfaces to suppor t the connection of local memories. The A TCM interface has one TCM port.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-14 ID013010 Non-Confidential, Unrestricted Access 8.4.2 A TCM and BTCM configuration The TCM interfaces are configured du ring implementa tion and integration.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-15 ID013010 Non-Confidential, Unrestricted Access Handling TCM p arity errors If a TCM interface has been built with parity erro r checking, you can enable this by s etting the appropriate bits in the Auxiliary Control Register .
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-16 ID013010 Non-Confidential, Unrestricted Access When either the LSU or the AXI slave interface is performing a read-modify-write operation on a TCM port, various internal data hazards exist for either the AXI-slave interface or the LSU.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-17 ID013010 Non-Confidential, Unrestricted Access In addition, an external error detection scheme might require that data is read and written in particular sized chunks.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-18 ID013010 Non-Confidential, Unrestricted Access 8.5 About the caches The L1 memory system can be configured to include instruction and data caches of varying sizes.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-19 ID013010 Non-Confidential, Unrestricted Access Store bu ffer merging The store buffer has mer ging capab ilities. If a previous write acce ss has updated an entry , other write accesses on the same line can mer ge into this entry .
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-20 ID013010 Non-Confidential, Unrestricted Access • Invalidate by Set/W ay combination • Clean by addres.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-21 ID013010 Non-Confidential, Unrestricted Access Address decoder fault s The error detection schemes described in this section provide protection again st errors that occur in the data stored in the cache RAMs.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-22 ID013010 Non-Confidential, Unrestricted Access Handling cache ECC errors T able 8-3 shows the behavior of the processor on a cache ECC error , depending on bits [5:3] of the Auxiliary Control Register, see Auxiliary Contr ol Registers on page 4-3 8.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-23 ID013010 Non-Confidential, Unrestricted Access Errors on instruction cache read All parity or ECC erro rs detected on instruction cache r eads are correctable.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-24 ID013010 Non-Confidential, Unrestricted Access • Invalidate data cache by set/way • Clean data cache .
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-25 ID013010 Non-Confidential, Unrestricted Access Any detected error is signaled wit h the appropriate event. Clean data cache b y set/way This operation does not requ ire a cache lookup.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-26 ID013010 Non-Confidential, Unrestricted Access Any uncorrectable errors found cause an imprecise abort. An imprecise abort can also be raised on a correctable error if aborts on RAM errors are enabled in the Auxiliary Control Regi ster .
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-27 ID013010 Non-Confidential, Unrestricted Access T able 8-7 shows the tag RAM cache sizes and associ ated RAM organization, assuming no parity or ECC. For parity , the width of the tag RAMs mu st be increased by one bit.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-28 ID013010 Non-Confidential, Unrestricted Access • W rite a line to the ev iction buffer in one cycle, a 256-bit read access. • Fill a line in one cycle from the linefill buffe r , a 256-bit write access.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-29 ID013010 Non-Confidential, Unrestricted Access Data RAM sizes without pa rity or ECC implemented T able 8-9 shows the organization for instruc tion and data caches when ne ither parity nor ECC is implemented.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-30 ID013010 Non-Confidential, Unrestricted Access T able 8-13 shows the organization of the data cache RAM bits when parity is implemented. Parity bits are grouped together in bits[35: 32] so that data and parity bits are easily differentiated.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-31 ID013010 Non-Confidential, Unrestricted Access T able 8-15 shows the organization for the data cache when ECC is implemented. For ECC error detection, seven bits are added per 32 bits, so seven bits are added for each RAM bank.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-32 ID013010 Non-Confidential, Unrestricted Access The following code is an ex ample of disabling the caches:.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-33 ID013010 Non-Confidential, Unrestricted Access ; Clean entire data cache. This routine will depend on the data cache size. It can be omitted if it is known that the data cache has no dirty data (e.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-34 ID013010 Non-Confidential, Unrestricted Access 8.6 Internal exclusive monitor The processor L1 memory system has an internal exclusive monitor .
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-35 ID013010 Non-Confidential, Unrestricted Access 8.7 Memory types and L1 memory system behavior The behavio.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-36 ID013010 Non-Confidential, Unrestricted Access 8.8 Error detection event s The processor generates a number of events relate d to the internal error detection and correction schemes in the TCMs and caches.
Level One Memory System ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 8-37 ID013010 Non-Confidential, Unrestricted Access generates an event. See T able 6-1 on page 6- 2 to see which events are CFLR-related. For correctable cache errors, the CLFR does not record whether the error occu rred in the data RAM or tag/dirty RAM.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-1 ID013010 Non-Confidential, Unrestricted Access Chapter 9 Level T wo Interface This chapter describes the features of the Level two (L2) interface not covered in the AMBA AX I Pr otocol Specification .
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-2 ID013010 Non-Confidential, Unrestricted Access 9.1 About the L2 interface This section describes the processor L2 interface. The L2 interf ace consists of AXI master and AXI slave interfaces.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-3 ID013010 Non-Confidential, Unrestricted Access 9.2 AXI master interface The processor has a single AXI master .
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-4 ID013010 Non-Confidential, Unrestricted Access 9.2.1 Identifiers for AXI bus acc esses Accesses on the AXI bus.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-5 ID013010 Non-Confidential, Unrestricted Access 9.2.4 Eviction buffer As soon as a linefill is requested, the sel ected evicted cache line is loaded into the EV iction Buffer (EVB).
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-6 ID013010 Non-Confidential, Unrestricted Access Memory system implicat ions for AXI accesses The attributes of the memory being accessed can af fect an AXI access.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-7 ID013010 Non-Confidential, Unrestricted Access 9.3 AXI master interface transfers The processor conforms to the AX I specification, but it does not ge nerate all the AXI transaction types that the specificati on permits.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-8 ID013010 Non-Confidential, Unrestricted Access 9.3.1 Res trictions on AXI transfers The Cortex-R4 AXI master interf ace applies the following restric tions to the AX I transactions it generates: • A burst never transfers more than 32 bytes.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-9 ID013010 Non-Confidential, Unrestricted Access LDRH T able 9-5 shows the values of ARADDRM , ARBURST M , ARSIZEM , and ARLENM fo r a Non-cacheable LDRH from halfwords 0-3 in Strongly Ordered or Device memory .
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-10 ID013010 Non-Confidential, Unrestricted Access LDM that transfer s five registers T able 9-7 shows the values.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-11 ID013010 Non-Confidential, Unrestricted Access STRB T able 9-8 shows the values of A W ADDRM , A WBURSTM , A WSIZEM , and AW L E N M for an STRB to Strongly Ordered or Device memory over the AXI master port.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-12 ID013010 Non-Confidential, Unrestricted Access STR or STM of one register T able 9-10 show s the values of A .
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-13 ID013010 Non-Confidential, Unrestricted Access 9.3.3 Linefills Loads and instruction fetches from Normal, C acheable memory that do not hit in the cache generate a cache linefill when th e appropriate cache is enabled.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-14 ID013010 Non-Confidential, Unrestricted Access T able 9-15 shows possibl e values of ARADDRM , ARBURSTM , ARSIZEM , and ARLENM for a Non-cacheable LDR or an LDM that transfers one register , an LDM 1.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-15 ID013010 Non-Confidential, Unrestricted Access 9.3.6 Non-cacheable or write- through writes Store instructions to Non-cacheable or write-through Normal memo ry generate AXI bursts that are not necessarily the same size or length as the instruction implies.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-16 ID013010 Non-Confidential, Unrestricted Access T able 9-18 shows possible values of A W AD DRM , AW B U R S T M , A WSIZEM , and A W LENM for an STR or an STM that transfers one register , an STM 1, to Normal memory through the AXI master port.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-17 ID013010 Non-Confidential, Unrestricted Access • If the data comes from two cache lines, then there are two AXI transactions.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-18 ID013010 Non-Confidential, Unrestricted Access Example 9-1 Write merging MOV r0, #0x4000 STRH r1, [r0, #0x18].
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-19 ID013010 Non-Confidential, Unrestricted Access The transactions shown in T able 9-2 4 on page 9- 18 show this behavior . They are provided as examples only , and are not an exhaustive descri ption of the AXI transactions.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-20 ID013010 Non-Confidential, Unrestricted Access 9.4 AXI slave interface The processor has a single AXI slave interface, with one port. The port is 64 bits wide and conforms to the AXI standa rd as descri bed in the AMBA AXI Pr otocol Specification .
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-21 ID013010 Non-Confidential, Unrestricted Access 9.4.2 TCM p arity and ECC support The TCMs can support parity or ECC, as described in TCM internal err o r detection and corr ection on page 8-14.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-22 ID013010 Non-Confidential, Unrestricted Access 9.4.6 AXI slave characteristic s This section describes the capabil ities of the AXI slave interface, and the attributes of its AXI port.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-23 ID013010 Non-Confidential, Unrestricted Access 9.5 Enabling or di sabling AXI slave accesses This section describes how to enable or disable AXI slave a ccesses to the cache RAMs.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-24 ID013010 Non-Confidential, Unrestricted Access 9.6 Accessing RAMs using th e AXI slave interface This section describes how to access the TCM and cache RAMs using the AXI slave interface.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-25 ID013010 Non-Confidential, Unrestricted Access 9.6.1 TCM RAM access T able 9-27 shows the deco de of the ARUSERS[3:0] signal, and the state of the address signals for accessing the TCM RAMs.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-26 ID013010 Non-Confidential, Unrestricted Access • There is no TCM present. The mapping of bus addresses to ARU SERS and ARADDRS is determined when t he processor is integrated.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-27 ID013010 Non-Confidential, Unrestricted Access Note Y ou can only access the cache RAMs using 32-bit or 64-bit AXI transfers. Using an 8-bit or a 16-bit transfer size generates a SL VERR error response.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-28 ID013010 Non-Confidential, Unrestricted Access T able 9-33 Data format, instruction cache and data cache, wit.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-29 ID013010 Non-Confidential, Unrestricted Access T ag RAM access The following tables show the data formats for.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-30 ID013010 Non-Confidential, Unrestricted Access Note For tag RAM writes, only bits [23:0] of the da ta bus are used. If two tag RAMs are written at the same time, they are both wri tten with the same data.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-31 ID013010 Non-Confidential, Unrestricted Access Dirty RAM access The following tables s how the data format fo.
Level Two Interface ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 9-32 ID013010 Non-Confidential, Unrestricted Access Other examples of accessing ca che RAMs Normally ARADDRS[18:15] is a one-hot field, and only accesses one RAM at a time.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 10-1 ID013010 Non-Confidential, Unrestricted Access Chapter 10 Power Control This chapter describes the processor power control functions. It contains the follow ing sections: • About power contr ol on page 10-2 • Power management on page 10-3.
Power Control ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 10-2 ID013010 Non-Confidential, Unrestricted Access 10.1 About power control The features of the pr ocessor that improve.
Power Control ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 10-3 ID013010 Non-Confidential, Unrestricted Access 10.2 Power man agement The processor supports four levels of p ower management.
Power Control ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 10-4 ID013010 Non-Confidential, Unrestricted Access disabled and finish with a Data Synchronizati on Barrier operation. When all the s tate of the processor is saved the processor executes a WFI instruction.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-1 ID013010 Non-Confidential, Unrestricted Access Chapter 1 1 Debug This chapter describes the processor debug unit. These features assi st the development of application software, operating systems, and hard ware.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-2 ID013010 Non-Confidential, Unrestricted Access 1 1.1 Debug systems The Cortex-R4 processor is one component of a debug system.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-3 ID013010 Non-Confidential, Unrestricted Access 1 1.2 About the debug unit The processor debug unit assists in debugging software runnin g on the processor .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-4 ID013010 Non-Confidential, Unrestricted Access • data address comparators for triggering watchpoints, see W atchpoint V a.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-5 ID013010 Non-Confidential, Unrestricted Access 1 1.3 Debug register interface Y ou can access the processor debug re gister map using the APB slave port. This is the only way to get full access to the proces sor debug capability .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-6 ID013010 Non-Confidential, Unrestricted Access Note The CP14 debug instructions are defined as having Opcode_1 set to 0. 1 1.3.4 Memory-mapped reg isters T able 1 1-3 shows the complete list of memory -mapped registers accessible at the APB slave interface.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-7 ID013010 Non-Confidential, Unrestricted Access 1 1.3.5 Memory addresses for breakpoint s and watc hpoint s The V ector C atch Register (VCR) sets breakp oints on ex ception vectors as instruction addresses.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-8 ID013010 Non-Confidential, Unrestricted Access The W atchpoint Fault Addr ess Register (WF A R) reads an address and a process or state dependent offset, +8 for ARM and +4 for Thu mb.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-9 ID013010 Non-Confidential, Unrestricted Access OS Lock The processor do es not support OS Lock. Note • These locks are set to their reset values only o n reset of the debug l ogic, provided by PRESETDBGn .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-10 ID013010 Non-Confidential, Unrestricted Access 1 1.4 Debug register descriptions T able 11-5 shows definitions of terms used in t he register descripti ons. 1 1.4.1 Accessing debug re gisters T o access the CP14 debug registers you set Opcode_1 and Op code_2 to zero.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-11 ID013010 Non-Confidential, Unrestricted Access The Debug ID Register is: •i n C P 1 4 c 0 • a 32 bit read-only register • accessible in User and Privileged modes. Figure 1 1-2 shows the bit arrangement of the DID R.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-12 ID013010 Non-Confidential, Unrestricted Access T o use the Debug ID Register , read CP14 c0 with: MRC p14, 0, <Rd>, c0, c0, 0 ; Read Debug ID Register 1 1.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-13 ID013010 Non-Confidential, Unrestricted Access The Debug Self Address Offset Register is: • in CP14 c0, sub-register c2 • a 32 bit read-only register • accessible in User and Privileged modes.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-14 ID013010 Non-Confidential, Unrestricted Access 1 1.4.5 CP14 c1, Debug St atus and Control Register The DSCR contains status and contro l information about the debug unit. Figure 1 1-5 shows the bit arrangement of the DSCR.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-15 ID013010 Non-Confidential, Unrestricted Access [24] InstrCompl Instruction complete read-only bit. This flag determines whet her the processor has completed execution of an instru ction issued through the APB port.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-16 ID013010 Non-Confidential, Unrestricted Access [13] ARM Execute ARM instruction enable bit: 0 = disabled, this is the reset value 1 = enabled. If this bit is set and an ITR write succeeds, the processor fetches an instruc tion from the ITR for execution.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-17 ID013010 Non-Confidential, Unrestricted Access T o use the Debug Status and Control Re gister , read or write CP14 c1 with.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-18 ID013010 Non-Confidential, Unrestricted Access • writes to ITR are ignored if InstrCompl_l is set to b0 • following a .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-19 ID013010 Non-Confidential, Unrestricted Access T able 11- 11 shows how the bit values correspond with the DTRRX and DTR TX functions.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-20 ID013010 Non-Confidential, Unrestricted Access Figure 1 1-7 V ector Ca tch Register form at If one of the bits in this reg.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-21 ID013010 Non-Confidential, Unrestricted Access 1 1.4.9 Debug St ate Cache Control Register The DSCCR controls the L1 cache behavior when the processor is in debug state. Figure 1 1-8 shows the bit arrangement of the DSCCR.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-22 ID013010 Non-Confidential, Unrestricted Access 1 1.4.1 1 Debug Run Control Regist er The DRCR requests th e processor to enter or leave de bug state. It also clears the sticky exception bits pres ent in the DSCR.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-23 ID013010 Non-Confidential, Unrestricted Access 1 1.4.12 Breakpoint V alue Registers Each BVR is associated with a Br eakpo int Contr ol Register (BCR). BCR y is the corresponding control register for BVR y .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-24 ID013010 Non-Confidential, Unrestricted Access T able 11- 17 shows how the bit values corresp ond with the Breakpoint Control Registers functions. T able 1 1- 17 Breakpoint Control Registers fun ctions Bits Field Function [31:29] Reserved Do not modify on writes.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-25 ID013010 Non-Confidential, Unrestricted Access [8:5] Byte address select For breakpoints programmed to match an instruction address, the debugger must write a word-aligned address to the BVR.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-26 ID013010 Non-Confidential, Unrestricted Access 1 1.4.14 Watchpoint V alue Registers Each WVR is asso ciated with a W atchpoint Control Register (WCR). WCR y is the corresponding register for WVR y .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-27 ID013010 Non-Confidential, Unrestricted Access Figure 1 1- 1 1 W atchpoint Control Registers forma t T able 11-20 shows how the bit values correspond with the W atchpoint Con trol Registers functions.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-28 ID013010 Non-Confidential, Unrestricted Access 1 1.4.16 Operating System Lock St atus Register The Operating System Lock S tatus Register (OSLSR) contains status informatio n about the locked debug reg isters.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-29 ID013010 Non-Confidential, Unrestricted Access Figure 1 1- 12 OS Lock Status Register format T able 11-21 shows how the bit values correspond with the OS Lock Status Register functions.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-30 ID013010 Non-Confidential, Unrestricted Access 1 1.4.18 Device Power-down and Reset Control Regist er The PRCR is a read/write register that controls reset and power-down related functionality .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-31 ID013010 Non-Confidential, Unrestricted Access Figure 1 1- 15 PRSR format T able 11-24 shows how the bit values co rrespond with the PRSR functions.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-32 ID013010 Non-Confidential, Unrestricted Access 1 1.5 Management registers The Management Registers d efine the standard ized set of registers that all CoreSight components implement.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-33 ID013010 Non-Confidential, Unrestricted Access 1 1.5.2 Claim Registers The Claim T ag Set Register and the Claim T ag Cl ear Register enable an external debugger to claim debug resources.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-34 ID013010 Non-Confidential, Unrestricted Access W riting b1 to a specific claim tag set bit sets that claim tag. Writing b0 to a specific claim tag bit has no effect. This register always reads 0xFF , indicating eight claim tags are implemented.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-35 ID013010 Non-Confidential, Unrestricted Access T able 11-29 shows how the bit values correspond with the Lock Status Register functions. 1 1.5.5 Device T ype Register The Device T ype Register is a read-only register that indicates the type of debug component.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-36 ID013010 Non-Confidential, Unrestricted Access T able 11-31 shows the offset value, register numb er, and description t hat are associated with each Peripheral Identif ication Register .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-37 ID013010 Non-Confidential, Unrestricted Access T able 11-34 shows how the bit values correspond with the Peripheral ID Regi ster 1 functions. T able 11-35 shows how the bit values correspond with the Peripheral ID Regi ster 2 functions.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-38 ID013010 Non-Confidential, Unrestricted Access T able 1 1-38 shows the of fset valu e, register number , and value that are associated with each Component Identification Regist er .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-39 ID013010 Non-Confidential, Unrestricted Access 1 1.6 Debug events A processor responds to a deb ug event in one of th e following ways: • ignores the debug event • takes a debug exception • enters debug state.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-40 ID013010 Non-Confidential, Unrestricted Access 1 1.6.2 Halting debug event The debugger or the system can cause the proces.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-41 ID013010 Non-Confidential, Unrestricted Access 1 1.7 Debug exception The processor takes a debug exception when a software debug event occurs while in Monitor debug-mode. Prefetch Abort and Data Abort V ector catch debug events are ignored.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-42 ID013010 Non-Confidential, Unrestricted Access T able 11-40 shows the values in the link register after exceptions. The following sections describe: • Effect of debug exceptions on CP15 r egisters and WF AR • A voiding unrecoverable states on page 1 1-43.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-43 ID013010 Non-Confidential, Unrestricted Access 1 1.7.2 A voiding unrecoverable st ates The processor ignores vector catch .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-44 ID013010 Non-Confidential, Unrestricted Access 1 1.8 Debug state The debug state enabl es an external agent, usually a d ebugger , to control the processor following a debug event.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-45 ID013010 Non-Confidential, Unrestricted Access 1 1.8.2 Behavior of the PC and CPSR in debug st ate The behavior of the PC and CPSR registers while the processor is in debug state is as follows: • The PC is frozen on entry to debug state.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-46 ID013010 Non-Confidential, Unrestricted Access 1 1.8.3 Executing instruct ions in debug s t ate In debug state, the processor execute s instructions issued through the Instruction T ransfer Register (ITR).
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-47 ID013010 Non-Confidential, Unrestricted Access 1 1.8.7 Coprocessor instructions CP14 and CP15 instructions can always be ex ecuted in debug state regardless of processo r mode.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-48 ID013010 Non-Confidential, Unrestricted Access Precise Data abort When a precise Data Abort occurs in debug state, the beh.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-49 ID013010 Non-Confidential, Unrestricted Access 6. Sets the DSCR[1] core restarted flag to 1.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-50 ID013010 Non-Confidential, Unrestricted Access 1 1.9 Cache debug This section describes cache debug. It consists of: • Cache pollution in debug state • Cache coher ency in debug state • Cache usage pr ofiling .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-51 ID013010 Non-Confidential, Unrestricted Access 1 1.10 External debug interface The system can access memory -mapped debug regi sters through the processor APB slave port.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-52 ID013010 Non-Confidential, Unrestricted Access DBGSELF ADDR The DBGSELF ADDR signal specifies bits [3 1:12] of the offset from the debug ROM physical address to the physical address where the processor APB port is m apped to the base of the 4KB debug register map.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-53 ID013010 Non-Confidential, Unrestricted Access If software running on t he processor has cont rol over an external device that drives the authentication signals, it must make the change using a safe sequence: 1.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-54 ID013010 Non-Confidential, Unrestricted Access 1 1.1 1 Using the debug functionality This section provides some examp les .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-55 ID013010 Non-Confidential, Unrestricted Access 1 1.1 1.1 Debug communications channel There are two ways that an ex ternal debugger can send data to or receive data from the processor: • The debug communications channel, when the pr ocessor is not in debu g state.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-56 ID013010 Non-Confidential, Unrestricted Access Sof tware acc ess to the DCC Software running on the processor that sends data to the debugger through the target-to-host channel can use the sequence of instructions that Example 1 1-2 shows.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-57 ID013010 Non-Confidential, Unrestricted Access { // Step 1. Poll DSCR until DTRRXfull is clear. repeat { dscr := ReadDebugRegister(34); } until (!(dscr & (1<<30))); // Step 2.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-58 ID013010 Non-Confidential, Unrestricted Access For a simple breakpoint , you can program t he settings for the other con trol bits as T able 1 1-43 shows: Example 1 1-7 shows the sequence of instruct ions for setting a simple breakpoint.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-59 ID013010 Non-Confidential, Unrestricted Access For a simple watchpoint, you can program the settings fo r the other control bits as T able 11-44 shows: Example 1 1-8 shows the code for setting a simple aligned watchpoint.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-60 ID013010 Non-Confidential, Unrestricted Access T able 11-45 shows some examples.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-61 ID013010 Non-Confidential, Unrestricted Access Example 1 1- 10 shows the code for single-stepp ing off an instruction.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-62 ID013010 Non-Confidential, Unrestricted Access dscr := ReadDebugRegister(34); } until (dscr & (1<<19)); } // Step 4.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-63 ID013010 Non-Confidential, Unrestricted Access WritePC(state->pc); // Step 4. Writing the PC corrupts R0 therefore, restore R0 now. WriteRegister(0, state->r0); // Step 5.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-64 ID013010 Non-Confidential, Unrestricted Access } Reading the PC in debug st ate Example 1 1- 15 shows the code to read the PC. Example 1 1- 15 Reading the PC ReadPC() { // Step 1.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-65 ID013010 Non-Confidential, Unrestricted Access Example 1 1- 17 Writing the CPSR WriteCPSR(uint32 cpsr_val) { // Step 1. Save R0. saved_r0 := ReadRegister(0); // Step 2. Write the new CPSR value to R0.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-66 ID013010 Non-Confidential, Unrestricted Access { return false; } } Note Y ou can use a similar sequence to read a halfword of memory and to write to memory . T o read or write blocks of memory , substitute the data instruction with one that uses post-indexed addressing.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-67 ID013010 Non-Confidential, Unrestricted Access // Step 2. Write the address to R0. WriteRegister(0, address); // Step 3. Execute instruction LDC p14, c5, [R0] through the ITR.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-68 ID013010 Non-Confidential, Unrestricted Access WriteDebugRegister(32, value); // Step 2. Write the opcode for MRC p14, 0, Rd, c5, c0 to the ITR. // Write stalls until the ITR is ready.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-69 ID013010 Non-Confidential, Unrestricted Access } Example 1 1-26 shows the sequence for writing a block of words to memory .
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-70 ID013010 Non-Confidential, Unrestricted Access // Step 1. Save R0. saved_r0 := ReadRegister(0); // Step 2.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-71 ID013010 Non-Confidential, Unrestricted Access 1 1.12 Debugging systems with ener gy management capa bilities The processor offers functionality for debugging systems with energy-man agement capabilities.
Debug ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 11-72 ID013010 Non-Confidential, Unrestricted Access • Attaching the debugger for a post mortem debug session is not possible because setting the DBGNOPWRDWN signal to 1 m ight not cause the pro cessor to power up.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-1 ID013010 Non-Confidential, Unrestricted Access Chapter 12 FPU Programmer ’ s Model This chapter describes the programmer ’ s model of the Floating Poin t Unit (FPU). The Cortex-R 4F processor is a Cortex-R4 processor that includes t he optional FPU.
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-2 ID013010 Non-Confidential, Unrestricted Access 12.1 About the F PU programmer ’ s model The FPU implements the VFPv3- D16 architecture and the Comm on VFP Sub-Architecture v2.
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-3 ID013010 Non-Confidential, Unrestricted Access 12.2 General-purpose registers The FPU implements a VFP register bank. This bank is distinct from the ARM register bank.
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-4 ID013010 Non-Confidential, Unrestricted Access 12.3 System registers The VFPv3 architecture describes th.
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-5 ID013010 Non-Confidential, Unrestricted Access Note All hardware ID informati on is privileged access only: FPSID is privileged access only This is a change in VFPv3 compared to VFPv2.
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-6 ID013010 Non-Confidential, Unrestricted Access 12.3.2 Floating-Poin t St atus and Control Register , FPSCR FPSCR is a read/write register that can be acce ssed in both Privileged a nd nonprivileged modes.
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-7 ID013010 Non-Confidential, Unrestricted Access 12.3.3 Floating-Poin t Exception Re gister , FPEXC The FPEXC Register is a read/write re gister accessible in Privileged modes only .
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-8 ID013010 Non-Confidential, Unrestricted Access T able 12-5 shows how the bit values correspond with the FPEXC Register functions.
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-9 ID013010 Non-Confidential, Unrestricted Access Figure 12-6 MVFR1 Register form at T able 12-7 shows how the bit values correspond with the MVFR1 Register .
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-10 ID013010 Non-Confidential, Unrestricted Access 12.4 Modes of operation The FPU provides three modes of operation to accommodate a variety of applications: • Full-compliance mode • Flush-to-zero mode • Default NaN mode 12.
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-11 ID013010 Non-Confidential, Unrestricted Access 12.5 Compliance with the IEEE 754 standard When Default NaN (DN) and Flush-to-Zer o (FZ) modes are disabled, the VFP fun ctionality is compliant with the IEEE 7 54 standard in hardware .
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-12 ID013010 Non-Confidential, Unrestricted Access • In default NaN mode, arit hmetic CDP instructions involving NaN operand s return the default NaN regardle ss of the fractions of any NaN operands.
FPU Programmer’s Model ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 12-13 ID013010 Non-Confidential, Unrestricted Access 12.5.3 Exceptions The FPU implements the VFPv3 ar chitecture and sets the cumula tive exception stat us flag in the FPSCR register as required for each instructio n.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-1 ID013010 Non-Confidential, Unrestricted Access Chapter 13 Integration T est Registers This chapter describes how to use the Integration T e st Registers in the pro cessor .
Integration Test Registers ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-2 ID013010 Non-Confidential, Unrestricted Access 13.1 About Integ ration T est Registers The processor c.
Integration Test Registers ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-3 ID013010 Non-Confidential, Unrestricted Access 13.2 Programming and reading Integration T est Registers The Integration T est Register s are programmed using the de bug APB interface.
Integration Test Registers ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-4 ID013010 Non-Confidential, Unrestricted Access 13.3 Summary of the processor regist ers used for integration testing T able 13-1 lists the processor Integration T est Registers and the Integration Mode Contr ol Register (ITCTRL).
Integration Test Registers ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-5 ID013010 Non-Confidential, Unrestricted Access 13.4 Processor integration testing This section describes the behavior and use of the Integration T est Regi sters that are in the processor .
Integration Test Registers ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-6 ID013010 Non-Confidential, Unrestricted Access This section describes: • Using the Integration T est.
Integration Test Registers ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-7 ID013010 Non-Confidential, Unrestricted Access 13.4.3 ITETMIF Register (ETM interface) The ITETMIF Register at of fset 0xED8 is write-only . Figure 13-1 shows the register bit assignments.
Integration Test Registers ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-8 ID013010 Non-Confidential, Unrestricted Access 13.4.4 ITMISCOUT Register (Miscellaneous Output s) The ITMISCOUT Register at of fset 0xEF8 is write-only .
Integration Test Registers ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-9 ID013010 Non-Confidential, Unrestricted Access Figure 13-3 ITMI SCIN Register bit assign ments T able 13-6 lists the register bit assignments for the ITMISCIN Register .
Integration Test Registers ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 13-10 ID013010 Non-Confidential, Unrestricted Access T able 13-7 shows the fields of the ITCTRL Register .
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-1 ID013010 Non-Confidential, Unrestricted Access Chapter 14 Cycle T imings and Interlock Behavior This chapter describes the cycle timin gs and interlock behavior of inst ructions on the processor .
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-2 ID013010 Non-Confidential, Unrestricted Access • Floating-point do uble-pr ecision data pr ocessing instructions on page 14-33 • Dual issue on page 14-34.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-3 ID013010 Non-Confidential, Unrestricted Access 14.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-4 ID013010 Non-Confidential, Unrestricted Access ADD R3, R3, R1 LSL#6 ;plus one because Regist.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-5 ID013010 Non-Confidential, Unrestricted Access 14.1.5 Assembler language syntax The syntax used throug hout this chapter is un if ied assembler and the timing s apply to ARM and Thumb instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-6 ID013010 Non-Confidential, Unrestricted Access 14.2 Register interlock examples T able 14-2 shows register interlock exam ples using LDR and ADD instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-7 ID013010 Non-Confidential, Unrestricted Access 14.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-8 ID013010 Non-Confidential, Unrestricted Access 14.3.3 Exam ple interlock s Most data processing instruct ions are single-c ycle and can be execute d back-to-b ack without interlock cycles, even if there are data depende ncies between them.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-9 ID013010 Non-Confidential, Unrestricted Access 14.4 QADD , QDADD, QSUB, and QDS UB instructions This section describes the cycle timing behavi or for the QADD , QDADD , QSUB , and QDSUB instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-10 ID013010 Non-Confidential, Unrestricted Access 14.5 Media data-processing T able 14-6 shows media data-processing instruct ions and gives their cycle timing behavior .
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-11 ID013010 Non-Confidential, Unrestricted Access 14.6 Sum of Ab solute Differences (SAD) T able 14-7 shows SAD instructions and gives their cycle timi ng behavior .
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-12 ID013010 Non-Confidential, Unrestricted Access 14.7 Multiplies Most multiply operations cannot forward their result early , excep t as the accumulate value for a subsequent multiply .
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-13 ID013010 Non-Confidential, Unrestricted Access Note Result Latency is one less if the result is us ed as the accumulate value for a subsequent multiply accumulate.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-14 ID013010 Non-Confidential, Unrestricted Access 14.8 Divide This section describes the cycle timing behavior of the UDIV and SDIV instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-15 ID013010 Non-Confidential, Unrestricted Access 14.9 Branches This section describes the cy cle timing behavior for the B , BL , BLX , BX , BXJ , CBNZ , CBZ , TBB , and TBH instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-16 ID013010 Non-Confidential, Unrestricted Access 14.10 Processor state up dating in structions This section describes the cycle timing behavior fo r the MSR , MRS , CPS , and SETEND instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-17 ID013010 Non-Confidential, Unrestricted Access 14.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-18 ID013010 Non-Confidential, Unrestricted Access Only cycle times for aligned accesses are given because Unaligned accesses to the PC are not supported.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-19 ID013010 Non-Confidential, Unrestricted Access LDR R6, [R2, #0X10]! LDR R7, [R2, #0X20]!.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-20 ID013010 Non-Confidential, Unrestricted Access 14.12 Load and Store Double instructions This section describes the cycle timing behavior fo r the LDRD and STRD instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-21 ID013010 Non-Confidential, Unrestricted Access 14.13 Load and Store Multiple instructions This section describes the cycle timing behavior fo r the LDM , STM , PUSH , and POP instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-22 ID013010 Non-Confidential, Unrestricted Access 14.13.2 Load Multiples, where th e PC is in the register list The processor includes a 4-en try return stack that can pr edict procedure returns.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-23 ID013010 Non-Confidential, Unrestricted Access PUSH {R1-R7} ADD R10,R10,R7 Note In the examples, R0 and sp are 64-bit aligned addresses. The instructions PUSH and POP always use the sp register for the base address.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-24 ID013010 Non-Confidential, Unrestricted Access 14.14 RF E and SRS instructions This section describes the cycle timing for the RFE and SRS instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-25 ID013010 Non-Confidential, Unrestricted Access 14.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-26 ID013010 Non-Confidential, Unrestricted Access 14.16 Co processor instructions This section describes the cycle timing behavior fo r the MCR and MRC instructions to CP14, the debug coprocessor or CP15, the system control coprocessor .
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-27 ID013010 Non-Confidential, Unrestricted Access 14.17 SVC, BKPT , Undefined, and Prefetch Aborted instructions This section describes the cycle timing behavior fo r SVC , Undefined instruction, BKPT and Prefetch Abort.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-28 ID013010 Non-Confidential, Unrestricted Access 14.18 Miscellaneous instructions T able 14-23 show s the cycle timing behavior for If-Then (IT) and No OPeration (N OP) instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-29 ID013010 Non-Confidential, Unrestricted Access 14.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-30 ID013010 Non-Confidential, Unrestricted Access 14.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-31 ID013010 Non-Confidential, Unrestricted Access First address not 64-bit aligned VLDM{mode}.32 <Rn>{!}, {s1} 11 1 1 - VLDM{mode}.32 <Rn>{!}, {s1,s2 } 2 2 1,2 2 - VLDM{mode}.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-32 ID013010 Non-Confidential, Unrestricted Access 14.21 Floating -point single-precis ion dat a processing instructions This section describes the cycle timing behavior fo r all single-precision VFP CDP instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-33 ID013010 Non-Confidential, Unrestricted Access 14.22 Floating-point dou ble-precision dat a processing instructions This section describes the cycle timing behavior for all double-precision VFP CDP instructions.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-34 ID013010 Non-Confidential, Unrestricted Access 14.23 Du al issue T o increase instruction throughput, the processo r can issue certain pairs of instructions simultaneously .
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-35 ID013010 Non-Confidential, Unrestricted Access 14.23.2 Permitted co mbinations T able 14-28 lists t he permitted instruction com binations. Any instruction can be conditional or flag-setting unless otherw ise stated.
Cycle Timings and Interlock Behavior ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 14-36 ID013010 Non-Confidential, Unrestricted Access Case F2_st b VSTR.F32 n As for Case B1. Any single-precision CDP i , excluding multiply-accumula te instructions o .
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-1 ID013010 Non-Confidential, Unrestricted Access Chapter 15 AC Characteristics This chapter gives the timing parameters for the processor . It contain s the following sections: • Pr ocessor timing on page 15-2 • Pr ocessor timing parameters on page 15-3.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-2 ID013010 Non-Confidential, Unrestricted Access 15.1 Processor timing The AXI bus interface of the processor conforms to the AMBA AXI Specification .
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-3 ID013010 Non-Confidential, Unrestricted Access 15.2 Processor timing parameters This section describes the input and output port timing parameters for the processor .
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-4 ID013010 Non-Confidential, Unrestricted Access T able 15-3 shows the timing parameters for the interrupt input ports. T able 15-4 shows the input timing paramet ers for the AXI master port.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-5 ID013010 Non-Confidential, Unrestricted Access T able 15-5 shows the input timi ng parameters for the AXI slave port.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-6 ID013010 Non-Confidential, Unrestricted Access T able 15-6 shows the input timi ng parameters for the debug input ports. T able 15-7 shows the input timing paramet ers for the ETM input ports.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-7 ID013010 Non-Confidential, Unrestricted Access T able 15-8 shows the timing parameters for the test input ports. T able 15-9 shows the timing parameters for the TCM interface input ports.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-8 ID013010 Non-Confidential, Unrestricted Access The timing parameters for the dual-redundant core compare logic input con trol buses, DCCMINP[7:0] and DCCMINP2[7:0 ] , are implementation-defi ned.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-9 ID013010 Non-Confidential, Unrestricted Access T able 15-13 show s the timing parameters for t he AXI slave output ports.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-10 ID013010 Non-Confidential, Unrestricted Access T able 15-14 shows the timing parameters for the debug interface output ports.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-11 ID013010 Non-Confidential, Unrestricted Access T able 15-15 shows the timing parameters for the ETM interface output ports. T able 15-16 shows the timing parameters for the test output po rts.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-12 ID013010 Non-Confidential, Unrestricted Access T able 15-18 shows the timing parameters for the FPU output signals.
AC Characteristics ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-13 ID013010 Non-Confidential, Unrestricted Access The timing parameters for the dual-redundant core compare logic output buses, DCCMOUT[7:0] and D CCMOUT2[7:0] , are implementation-de fined.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-1 ID013010 Non-Confidential, Unrestricted Access Appendix A Processor Signal Descriptions This appendix describes the processor signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-2 ID013010 Non-Confidential, Unrestricted Access A.1 About the processor signal descriptions The tables in this appendix list t he processor signals, along with their dim ensions and direction, input or output, and a high-level descripti on.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-3 ID013010 Non-Confidential, Unrestricted Access A.2 Global signals T able A-1 shows the processor global sign als. The free clock is ungated, with minima l insertion delay , because it clocks the clock gating circuits.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-4 ID013010 Non-Confidential, Unrestricted Access A.3 Configuration signals T able A-2 shows the processor configuration sign als. T able A-2 Config uration signals Signal Direction Clocking Description VINITHI Input T ie-off, Reset Reset V -bit value.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-5 ID013010 Non-Confidential, Unrestricted Access CFGBTCMSZ[3:0] Input T ie-of f Selects the BTCM size.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-6 ID013010 Non-Confidential, Unrestricted Access ERRENRAM[2:0] Input T ie-of f, Reset TCMs external error enable. T ie each bit high to enable the external error signals for each TCM at reset.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-7 ID013010 Non-Confidential, Unrestricted Access A.4 Interrupt signals, incl uding VIC interface signals T able A-3 shows the Interrupt signals incl uding signals used on the VIC interface.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-8 ID013010 Non-Confidential, Unrestricted Access A.5 L2 interface signals This section describes the pr ocessor L2 interface AXI signal s.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-9 ID013010 Non-Confidential, Unrestricted Access AW VA L I D M Output CLKIN Indicates add ress a nd control are valid. W rite data channel WDA T AM[63:0] Output CLKIN Write data.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-10 ID013010 Non-Confidential, Unrestricted Access A.5.2 AXI master port error detection signals T able A-5 shows the AXI master port error detecti on signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-11 ID013010 Non-Confidential, Unrestricted Access A WBURSTS[1:0] Input CLKIN W rite burst type. A WIDS[7:0] Input CLKIN The identification tag for the write address group of signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-12 ID013010 Non-Confidential, Unrestricted Access A.5.4 AXI slave port error detect ion signals T able A-7 shows the AXI slave port error detect ion signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-13 ID013010 Non-Confidential, Unrestricted Access A.6 TCM interface signals T able A-8 shows the A TCM port signals. T able A-9 shows the B0TCM port signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-14 ID013010 Non-Confidential, Unrestricted Access T able A-10 shows the B1TCM port signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-15 ID013010 Non-Confidential, Unrestricted Access B1TCADDR [22:3] Output CLKIN Address for B1TCM data .
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-16 ID013010 Non-Confidential, Unrestricted Access A.7 Dual core interface signals T able A-1 1 shows the dual redundant core interface signals. T able A-1 1 Dual core interface signals Signal Direction Clocking Description DCCMINP[7:0] Input - a a.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-17 ID013010 Non-Confidential, Unrestricted Access A.8 Debug interface signals T able A-12 shows the debug interface signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-18 ID013010 Non-Confidential, Unrestricted Access DBGROMADDR V Input T ie-off D ebug ROM physical address valid DBGSELF ADDR[31:12] Input Tie-of f Debug self-address of fset DBGSELF ADDR V Input T ie-off D ebug self-address of fset valid a.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-19 ID013010 Non-Confidential, Unrestricted Access A.9 ETM interface signals T able A-14 shows the ETM interface signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-20 ID013010 Non-Confidential, Unrestricted Access A.10 T e st signals T able A-15 shows the test signals. T able A-15 T est signals Signal Direction Clocking Descriptio n SE Input - a a.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-21 ID013010 Non-Confidential, Unrestricted Access A.1 1 MBIST signals T able A-16 shows the MBIST signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-22 ID013010 Non-Confidential, Unrestricted Access A.12 V alidation signals T able A-17 shows the validation signals.
Processor Signal Descriptions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-23 ID013010 Non-Confidential, Unrestricted Access A.13 FPU signals T able A-18 shows the FPU signals. These signals are only driven if the processor is configured to include the floating-point log ic.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. B-1 ID013010 Non-Confidential, Unrestricted Access Appendix B ECC Schemes This appendix describes som e of the advantages and disadvant ages of the different Err or Checking and Corr ection (ECC) schemes for the TCMs.
ECC Schemes ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. B-2 ID013010 Non-Confidential, Unrestricted Access B.1 ECC scheme selection guidelines When deciding to i mplement a Cortex-R4 processor with an ECC scheme on one or both of the TCM interfaces, give careful consid eration between using 32-bit or 64-bit ECC.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. C-1 ID013010 Non-Confidential, Unrestricted Access Appendix C Revisions This appendix describes the technical changes between rel eased issues of this book.
Revisions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. C-2 ID013010 Non-Confidential, Unrestricted Access Updated reset value information for: • Cache T ype Register • MPU T y.
Revisions ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. C-3 ID013010 Non-Confidential, Unrestricted Access Added section Dormant mode on page 10-3 Updated the permitted instruction.
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-1 ID013010 Non-Confidential, Unrestricted Access Glossary This glossary describes some of the terms and ab breviations used in this manual. Where t erms can have several meanings, the meaning presented here is intended.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-2 ID013010 Non-Confidential, Unrestricted Access Advanced High-pe rformance Bus (AHB) The AMBA Advanced High-perfo .
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-3 ID013010 Non-Confidential, Unrestricted Access • the master and slave interface conventions for AXI components. AXI terminology Th e following AXI terms ar e general.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-4 ID013010 Non-Confidential, Unrestricted Access Read ID wi dth The number of bits in the ARID bus. Read issuing capability The maximum number of act ive read transactions that a master interface can generate.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-5 ID013010 Non-Confidential, Unrestricted Access Base register write-back Updating the contents of the base registe.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-6 ID013010 Non-Confidential, Unrestricted Access Byte invariant In a byte-invariant system, the address of eac h byte of memory remains unchanged when switching between little-endian and big-endian opera tion.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-7 ID013010 Non-Confidential, Unrestricted Access Clean A cache line that has not been modified while it is in the cache is said to be clean. T o clean a cache is to write dirty cache entries into main me mory .
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-8 ID013010 Non-Confidential, Unrestricted Access Cycles Per instructio n (CPI) Cycles per instruction (or clocks per instructi on) is a measure of th e number of computer instructions that can be performed in one cloc k cycle.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-9 ID013010 Non-Confidential, Unrestricted Access Enabled exception An exception is enabled when its exception enable bit in the FPCSR is set. When an enabled exception occurs, a trap to the us er handler is taken.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-10 ID013010 Non-Confidential, Unrestricted Access Illegal instructio n An instruction that is architecturally Undefined.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-11 ID013010 Non-Confidential, Unrestricted Access Load Store Unit (LSU) The part of a processor that ha ndles load and s tore transfers. LSU See Load Store Unit. Macrocell A complex logic block with a de fined interface and beha vior .
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-12 ID013010 Non-Confidential, Unrestricted Access Reserved A field in a control register or instruction fo rmat is reserved if the field is to be defined by the implementation, or produces Unpredictab le results if the contents of the field are not zero.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-13 ID013010 Non-Confidential, Unrestricted Access Str id e The stride field, FPSCR[21:20 ], specifies the incremen t applied to register ad dresses in short vector operations.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-14 ID013010 Non-Confidential, Unrestricted Access Unsupported valu es Specific data values that are not processed by the hardware but bounced to the support code for completion.
Glossary ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. Glossa ry-15 ID013010 Non-Confidential, Unrestricted Access Write-through (WT) In a write-through cache, data is written to main me mory at the same time as the cache is updated.
Un point important après l'achat de l'appareil (ou même avant l'achat) est de lire le manuel d'utilisation. Nous devons le faire pour quelques raisons simples:
Si vous n'avez pas encore acheté ARM r1p3 c'est un bon moment pour vous familiariser avec les données de base sur le produit. Consulter d'abord les pages initiales du manuel d'utilisation, que vous trouverez ci-dessus. Vous devriez y trouver les données techniques les plus importants du ARM r1p3 - de cette manière, vous pouvez vérifier si l'équipement répond à vos besoins. Explorant les pages suivantes du manuel d'utilisation ARM r1p3, vous apprendrez toutes les caractéristiques du produit et des informations sur son fonctionnement. Les informations sur le ARM r1p3 va certainement vous aider à prendre une décision concernant l'achat.
Dans une situation où vous avez déjà le ARM r1p3, mais vous avez pas encore lu le manuel d'utilisation, vous devez le faire pour les raisons décrites ci-dessus,. Vous saurez alors si vous avez correctement utilisé les fonctions disponibles, et si vous avez commis des erreurs qui peuvent réduire la durée de vie du ARM r1p3.
Cependant, l'un des rôles les plus importants pour l'utilisateur joués par les manuels d'utilisateur est d'aider à résoudre les problèmes concernant le ARM r1p3. Presque toujours, vous y trouverez Troubleshooting, soit les pannes et les défaillances les plus fréquentes de l'apparei ARM r1p3 ainsi que les instructions sur la façon de les résoudre. Même si vous ne parvenez pas à résoudre le problème, le manuel d‘utilisation va vous montrer le chemin d'une nouvelle procédure – le contact avec le centre de service à la clientèle ou le service le plus proche.
